

4-19-03



[> home](#) [> about](#) [> feedback](#) [> login](#)

US Patent & Trademark Office

## Search Results

Search Results for: [Logic <and> emulation<AND>((time-multiplexed) )]  
Found 21 of 108,121 searched. → Rerun within the Portal

Search within Results



[> Advanced Search](#) [> Search Help/Tips](#)

Sort by: **Title** **Publication** **Publication Date** **Score** **Binder**

Results 1 - 20 of 21 **short listing**

**Prev Page** **1** **2** **Next Page**

**1** Scheduling designs into a time-multiplexed FPGA 85%



Steve Trimberger

Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays March 1998

An algorithm is presented for partitioning a design in time. The algorithm divides a large, technology-mapped design into multiple configurations of a time-multiplexed FPGA. These configurations are rapidly executed in the FPGA to emulate the large design. The tool includes facilities for optimizing the partitioning to improve routability, for fitting the design into more configurations than the depth of the critical path and for compressing the critical path of the design into fewer config ...

**2** Reconfigurable computing: a survey of systems and software 82%



Katherine Compton , Scott Hauck

ACM Computing Surveys (CSUR) June 2002  
Volume 34 Issue 2

Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing has become a subject of a great deal of research. Its key feature is the ability to perform computations in hardware to increase performance, while retaining much of the flexibility of a software solution. In this